__ __ __ __ _____ _ _ _____ _ _ _ | \/ | \ \ / / | __ \ (_) | | / ____| | | | | | \ / |_ __\ V / | |__) | __ ___ ____ _| |_ ___ | (___ | |__ ___| | | | |\/| | '__|> < | ___/ '__| \ \ / / _` | __/ _ \ \___ \| '_ \ / _ \ | | | | | | |_ / . \ | | | | | |\ V / (_| | || __/ ____) | | | | __/ | | |_| |_|_(_)_/ \_\ |_| |_| |_| \_/ \__,_|\__\___| |_____/|_| |_|\___V 2.1 if you need WebShell for Seo everyday contact me on Telegram Telegram Address : @jackleetFor_More_Tools:
/* SPDX-License-Identifier: GPL-2.0-only */ #ifndef __LINUX_IRQCHIP_ARM_GIC_V3_PRIO_H #define __LINUX_IRQCHIP_ARM_GIC_V3_PRIO_H /* * GIC priorities from the view of the PMR/RPR. * * These values are chosen to be valid in either the absolute priority space or * the NS view of the priority space. The value programmed into the distributor * and ITS will be chosen at boot time such that these values appear in the * PMR/RPR. * * GICV3_PRIO_UNMASKED is the PMR view of the priority to use to permit both * IRQs and pseudo-NMIs. * * GICV3_PRIO_IRQ is the PMR view of the priority of regular interrupts. This * can be written to the PMR to mask regular IRQs. * * GICV3_PRIO_NMI is the PMR view of the priority of pseudo-NMIs. This can be * written to the PMR to mask pseudo-NMIs. * * On arm64 some code sections either automatically switch back to PSR.I or * explicitly require to not use priority masking. If bit GICV3_PRIO_PSR_I_SET * is included in the priority mask, it indicates that PSR.I should be set and * interrupt disabling temporarily does not rely on IRQ priorities. */ #define GICV3_PRIO_UNMASKED 0xe0 #define GICV3_PRIO_IRQ 0xc0 #define GICV3_PRIO_NMI 0x80 #define GICV3_PRIO_PSR_I_SET (1 << 4) #ifndef __ASSEMBLER__ #define __gicv3_prio_to_ns(p) (0xff & ((p) << 1)) #define __gicv3_ns_to_prio(ns) (0x80 | ((ns) >> 1)) #define __gicv3_prio_valid_ns(p) \ (__gicv3_ns_to_prio(__gicv3_prio_to_ns(p)) == (p)) static_assert(__gicv3_prio_valid_ns(GICV3_PRIO_NMI)); static_assert(__gicv3_prio_valid_ns(GICV3_PRIO_IRQ)); static_assert(GICV3_PRIO_NMI < GICV3_PRIO_IRQ); static_assert(GICV3_PRIO_IRQ < GICV3_PRIO_UNMASKED); static_assert(GICV3_PRIO_IRQ < (GICV3_PRIO_IRQ | GICV3_PRIO_PSR_I_SET)); #endif /* __ASSEMBLER */ #endif /* __LINUX_IRQCHIP_ARM_GIC_V3_PRIO_H */
| Name | Type | Size | Permission | Actions |
|---|---|---|---|---|
| arm-gic-common.h | File | 480 B | 0644 |
|
| arm-gic-v3-prio.h | File | 1.76 KB | 0644 |
|
| arm-gic-v3.h | File | 23.93 KB | 0644 |
|
| arm-gic-v4.h | File | 3.8 KB | 0644 |
|
| arm-gic.h | File | 5.26 KB | 0644 |
|
| arm-vgic-info.h | File | 1001 B | 0644 |
|
| arm-vic.h | File | 353 B | 0644 |
|
| chained_irq.h | File | 931 B | 0644 |
|
| irq-bcm2836.h | File | 1.89 KB | 0644 |
|
| irq-davinci-aintc.h | File | 674 B | 0644 |
|
| irq-davinci-cp-intc.h | File | 616 B | 0644 |
|
| irq-ixp4xx.h | File | 276 B | 0644 |
|
| irq-madera.h | File | 3.66 KB | 0644 |
|
| irq-omap-intc.h | File | 567 B | 0644 |
|
| irq-partition-percpu.h | File | 1.32 KB | 0644 |
|
| irq-sa11x0.h | File | 356 B | 0644 |
|
| mmp.h | File | 155 B | 0644 |
|
| mxs.h | File | 221 B | 0644 |
|
| versatile-fpga.h | File | 353 B | 0644 |
|
| xtensa-mx.h | File | 467 B | 0644 |
|
| xtensa-pic.h | File | 532 B | 0644 |
|