����JFIF��������� Mr.X 
  
  __  __    __   __  _____      _            _          _____ _          _ _ 
 |  \/  |   \ \ / / |  __ \    (_)          | |        / ____| |        | | |
 | \  / |_ __\ V /  | |__) | __ ___   ____ _| |_ ___  | (___ | |__   ___| | |
 | |\/| | '__|> <   |  ___/ '__| \ \ / / _` | __/ _ \  \___ \| '_ \ / _ \ | |
 | |  | | |_ / . \  | |   | |  | |\ V / (_| | ||  __/  ____) | | | |  __/ | |
 |_|  |_|_(_)_/ \_\ |_|   |_|  |_| \_/ \__,_|\__\___| |_____/|_| |_|\___V 2.1
 if you need WebShell for Seo everyday contact me on Telegram
 Telegram Address : @jackleet
        
        

            For_More_Tools:
            
                Telegram: @jackleet | Bulk Smtp support mail sender  | Business Mail Collector  |  Mail Bouncer All Mail | Bulk Office Mail Validator | Html Letter private

Upload:

Command:

deexcl@216.73.217.71: ~ $ 
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2018 MediaTek Inc.
 * Author: Weiyi Lu <weiyi.lu@mediatek.com>
 */

#ifndef _DT_BINDINGS_CLK_MT8183_H
#define _DT_BINDINGS_CLK_MT8183_H

/* APMIXED */
#define CLK_APMIXED_ARMPLL_LL		0
#define CLK_APMIXED_ARMPLL_L		1
#define CLK_APMIXED_CCIPLL		2
#define CLK_APMIXED_MAINPLL		3
#define CLK_APMIXED_UNIV2PLL		4
#define CLK_APMIXED_MSDCPLL		5
#define CLK_APMIXED_MMPLL		6
#define CLK_APMIXED_MFGPLL		7
#define CLK_APMIXED_TVDPLL		8
#define CLK_APMIXED_APLL1		9
#define CLK_APMIXED_APLL2		10
#define CLK_APMIXED_SSUSB_26M		11
#define CLK_APMIXED_APPLL_26M		12
#define CLK_APMIXED_MIPIC0_26M		13
#define CLK_APMIXED_MDPLLGP_26M		14
#define CLK_APMIXED_MMSYS_26M		15
#define CLK_APMIXED_UFS_26M		16
#define CLK_APMIXED_MIPIC1_26M		17
#define CLK_APMIXED_MEMPLL_26M		18
#define CLK_APMIXED_CLKSQ_LVPLL_26M	19
#define CLK_APMIXED_MIPID0_26M		20
#define CLK_APMIXED_MIPID1_26M		21
#define CLK_APMIXED_NR_CLK		22

/* TOPCKGEN */
#define CLK_TOP_MUX_AXI			0
#define CLK_TOP_MUX_MM			1
#define CLK_TOP_MUX_CAM			2
#define CLK_TOP_MUX_MFG			3
#define CLK_TOP_MUX_CAMTG		4
#define CLK_TOP_MUX_UART		5
#define CLK_TOP_MUX_SPI			6
#define CLK_TOP_MUX_MSDC50_0_HCLK	7
#define CLK_TOP_MUX_MSDC50_0		8
#define CLK_TOP_MUX_MSDC30_1		9
#define CLK_TOP_MUX_MSDC30_2		10
#define CLK_TOP_MUX_AUDIO		11
#define CLK_TOP_MUX_AUD_INTBUS		12
#define CLK_TOP_MUX_FPWRAP_ULPOSC	13
#define CLK_TOP_MUX_SCP			14
#define CLK_TOP_MUX_ATB			15
#define CLK_TOP_MUX_SSPM		16
#define CLK_TOP_MUX_DPI0		17
#define CLK_TOP_MUX_SCAM		18
#define CLK_TOP_MUX_AUD_1		19
#define CLK_TOP_MUX_AUD_2		20
#define CLK_TOP_MUX_DISP_PWM		21
#define CLK_TOP_MUX_SSUSB_TOP_XHCI	22
#define CLK_TOP_MUX_USB_TOP		23
#define CLK_TOP_MUX_SPM			24
#define CLK_TOP_MUX_I2C			25
#define CLK_TOP_MUX_F52M_MFG		26
#define CLK_TOP_MUX_SENINF		27
#define CLK_TOP_MUX_DXCC		28
#define CLK_TOP_MUX_CAMTG2		29
#define CLK_TOP_MUX_AUD_ENG1		30
#define CLK_TOP_MUX_AUD_ENG2		31
#define CLK_TOP_MUX_FAES_UFSFDE		32
#define CLK_TOP_MUX_FUFS		33
#define CLK_TOP_MUX_IMG			34
#define CLK_TOP_MUX_DSP			35
#define CLK_TOP_MUX_DSP1		36
#define CLK_TOP_MUX_DSP2		37
#define CLK_TOP_MUX_IPU_IF		38
#define CLK_TOP_MUX_CAMTG3		39
#define CLK_TOP_MUX_CAMTG4		40
#define CLK_TOP_MUX_PMICSPI		41
#define CLK_TOP_SYSPLL_CK		42
#define CLK_TOP_SYSPLL_D2		43
#define CLK_TOP_SYSPLL_D3		44
#define CLK_TOP_SYSPLL_D5		45
#define CLK_TOP_SYSPLL_D7		46
#define CLK_TOP_SYSPLL_D2_D2		47
#define CLK_TOP_SYSPLL_D2_D4		48
#define CLK_TOP_SYSPLL_D2_D8		49
#define CLK_TOP_SYSPLL_D2_D16		50
#define CLK_TOP_SYSPLL_D3_D2		51
#define CLK_TOP_SYSPLL_D3_D4		52
#define CLK_TOP_SYSPLL_D3_D8		53
#define CLK_TOP_SYSPLL_D5_D2		54
#define CLK_TOP_SYSPLL_D5_D4		55
#define CLK_TOP_SYSPLL_D7_D2		56
#define CLK_TOP_SYSPLL_D7_D4		57
#define CLK_TOP_UNIVPLL_CK		58
#define CLK_TOP_UNIVPLL_D2		59
#define CLK_TOP_UNIVPLL_D3		60
#define CLK_TOP_UNIVPLL_D5		61
#define CLK_TOP_UNIVPLL_D7		62
#define CLK_TOP_UNIVPLL_D2_D2		63
#define CLK_TOP_UNIVPLL_D2_D4		64
#define CLK_TOP_UNIVPLL_D2_D8		65
#define CLK_TOP_UNIVPLL_D3_D2		66
#define CLK_TOP_UNIVPLL_D3_D4		67
#define CLK_TOP_UNIVPLL_D3_D8		68
#define CLK_TOP_UNIVPLL_D5_D2		69
#define CLK_TOP_UNIVPLL_D5_D4		70
#define CLK_TOP_UNIVPLL_D5_D8		71
#define CLK_TOP_APLL1_CK		72
#define CLK_TOP_APLL1_D2		73
#define CLK_TOP_APLL1_D4		74
#define CLK_TOP_APLL1_D8		75
#define CLK_TOP_APLL2_CK		76
#define CLK_TOP_APLL2_D2		77
#define CLK_TOP_APLL2_D4		78
#define CLK_TOP_APLL2_D8		79
#define CLK_TOP_TVDPLL_CK		80
#define CLK_TOP_TVDPLL_D2		81
#define CLK_TOP_TVDPLL_D4		82
#define CLK_TOP_TVDPLL_D8		83
#define CLK_TOP_TVDPLL_D16		84
#define CLK_TOP_MSDCPLL_CK		85
#define CLK_TOP_MSDCPLL_D2		86
#define CLK_TOP_MSDCPLL_D4		87
#define CLK_TOP_MSDCPLL_D8		88
#define CLK_TOP_MSDCPLL_D16		89
#define CLK_TOP_AD_OSC_CK		90
#define CLK_TOP_OSC_D2			91
#define CLK_TOP_OSC_D4			92
#define CLK_TOP_OSC_D8			93
#define CLK_TOP_OSC_D16			94
#define CLK_TOP_F26M_CK_D2		95
#define CLK_TOP_MFGPLL_CK		96
#define CLK_TOP_UNIVP_192M_CK		97
#define CLK_TOP_UNIVP_192M_D2		98
#define CLK_TOP_UNIVP_192M_D4		99
#define CLK_TOP_UNIVP_192M_D8		100
#define CLK_TOP_UNIVP_192M_D16		101
#define CLK_TOP_UNIVP_192M_D32		102
#define CLK_TOP_MMPLL_CK		103
#define CLK_TOP_MMPLL_D4		104
#define CLK_TOP_MMPLL_D4_D2		105
#define CLK_TOP_MMPLL_D4_D4		106
#define CLK_TOP_MMPLL_D5		107
#define CLK_TOP_MMPLL_D5_D2		108
#define CLK_TOP_MMPLL_D5_D4		109
#define CLK_TOP_MMPLL_D6		110
#define CLK_TOP_MMPLL_D7		111
#define CLK_TOP_CLK26M			112
#define CLK_TOP_CLK13M			113
#define CLK_TOP_ULPOSC			114
#define CLK_TOP_UNIVP_192M		115
#define CLK_TOP_MUX_APLL_I2S0		116
#define CLK_TOP_MUX_APLL_I2S1		117
#define CLK_TOP_MUX_APLL_I2S2		118
#define CLK_TOP_MUX_APLL_I2S3		119
#define CLK_TOP_MUX_APLL_I2S4		120
#define CLK_TOP_MUX_APLL_I2S5		121
#define CLK_TOP_APLL12_DIV0		122
#define CLK_TOP_APLL12_DIV1		123
#define CLK_TOP_APLL12_DIV2		124
#define CLK_TOP_APLL12_DIV3		125
#define CLK_TOP_APLL12_DIV4		126
#define CLK_TOP_APLL12_DIVB		127
#define CLK_TOP_UNIVPLL			128
#define CLK_TOP_ARMPLL_DIV_PLL1		129
#define CLK_TOP_ARMPLL_DIV_PLL2		130
#define CLK_TOP_UNIVPLL_D3_D16		131
#define CLK_TOP_NR_CLK			132

/* CAMSYS */
#define CLK_CAM_LARB6			0
#define CLK_CAM_DFP_VAD			1
#define CLK_CAM_CAM			2
#define CLK_CAM_CAMTG			3
#define CLK_CAM_SENINF			4
#define CLK_CAM_CAMSV0			5
#define CLK_CAM_CAMSV1			6
#define CLK_CAM_CAMSV2			7
#define CLK_CAM_CCU			8
#define CLK_CAM_LARB3			9
#define CLK_CAM_NR_CLK			10

/* INFRACFG_AO */
#define CLK_INFRA_PMIC_TMR		0
#define CLK_INFRA_PMIC_AP		1
#define CLK_INFRA_PMIC_MD		2
#define CLK_INFRA_PMIC_CONN		3
#define CLK_INFRA_SCPSYS		4
#define CLK_INFRA_SEJ			5
#define CLK_INFRA_APXGPT		6
#define CLK_INFRA_ICUSB			7
#define CLK_INFRA_GCE			8
#define CLK_INFRA_THERM			9
#define CLK_INFRA_I2C0			10
#define CLK_INFRA_I2C1			11
#define CLK_INFRA_I2C2			12
#define CLK_INFRA_I2C3			13
#define CLK_INFRA_PWM_HCLK		14
#define CLK_INFRA_PWM1			15
#define CLK_INFRA_PWM2			16
#define CLK_INFRA_PWM3			17
#define CLK_INFRA_PWM4			18
#define CLK_INFRA_PWM			19
#define CLK_INFRA_UART0			20
#define CLK_INFRA_UART1			21
#define CLK_INFRA_UART2			22
#define CLK_INFRA_UART3			23
#define CLK_INFRA_GCE_26M		24
#define CLK_INFRA_CQ_DMA_FPC		25
#define CLK_INFRA_BTIF			26
#define CLK_INFRA_SPI0			27
#define CLK_INFRA_MSDC0			28
#define CLK_INFRA_MSDC1			29
#define CLK_INFRA_MSDC2			30
#define CLK_INFRA_MSDC0_SCK		31
#define CLK_INFRA_DVFSRC		32
#define CLK_INFRA_GCPU			33
#define CLK_INFRA_TRNG			34
#define CLK_INFRA_AUXADC		35
#define CLK_INFRA_CPUM			36
#define CLK_INFRA_CCIF1_AP		37
#define CLK_INFRA_CCIF1_MD		38
#define CLK_INFRA_AUXADC_MD		39
#define CLK_INFRA_MSDC1_SCK		40
#define CLK_INFRA_MSDC2_SCK		41
#define CLK_INFRA_AP_DMA		42
#define CLK_INFRA_XIU			43
#define CLK_INFRA_DEVICE_APC		44
#define CLK_INFRA_CCIF_AP		45
#define CLK_INFRA_DEBUGSYS		46
#define CLK_INFRA_AUDIO			47
#define CLK_INFRA_CCIF_MD		48
#define CLK_INFRA_DXCC_SEC_CORE		49
#define CLK_INFRA_DXCC_AO		50
#define CLK_INFRA_DRAMC_F26M		51
#define CLK_INFRA_IRTX			52
#define CLK_INFRA_DISP_PWM		53
#define CLK_INFRA_CLDMA_BCLK		54
#define CLK_INFRA_AUDIO_26M_BCLK	55
#define CLK_INFRA_SPI1			56
#define CLK_INFRA_I2C4			57
#define CLK_INFRA_MODEM_TEMP_SHARE	58
#define CLK_INFRA_SPI2			59
#define CLK_INFRA_SPI3			60
#define CLK_INFRA_UNIPRO_SCK		61
#define CLK_INFRA_UNIPRO_TICK		62
#define CLK_INFRA_UFS_MP_SAP_BCLK	63
#define CLK_INFRA_MD32_BCLK		64
#define CLK_INFRA_SSPM			65
#define CLK_INFRA_UNIPRO_MBIST		66
#define CLK_INFRA_SSPM_BUS_HCLK		67
#define CLK_INFRA_I2C5			68
#define CLK_INFRA_I2C5_ARBITER		69
#define CLK_INFRA_I2C5_IMM		70
#define CLK_INFRA_I2C1_ARBITER		71
#define CLK_INFRA_I2C1_IMM		72
#define CLK_INFRA_I2C2_ARBITER		73
#define CLK_INFRA_I2C2_IMM		74
#define CLK_INFRA_SPI4			75
#define CLK_INFRA_SPI5			76
#define CLK_INFRA_CQ_DMA		77
#define CLK_INFRA_UFS			78
#define CLK_INFRA_AES_UFSFDE		79
#define CLK_INFRA_UFS_TICK		80
#define CLK_INFRA_MSDC0_SELF		81
#define CLK_INFRA_MSDC1_SELF		82
#define CLK_INFRA_MSDC2_SELF		83
#define CLK_INFRA_SSPM_26M_SELF		84
#define CLK_INFRA_SSPM_32K_SELF		85
#define CLK_INFRA_UFS_AXI		86
#define CLK_INFRA_I2C6			87
#define CLK_INFRA_AP_MSDC0		88
#define CLK_INFRA_MD_MSDC0		89
#define CLK_INFRA_USB			90
#define CLK_INFRA_DEVMPU_BCLK		91
#define CLK_INFRA_CCIF2_AP		92
#define CLK_INFRA_CCIF2_MD		93
#define CLK_INFRA_CCIF3_AP		94
#define CLK_INFRA_CCIF3_MD		95
#define CLK_INFRA_SEJ_F13M		96
#define CLK_INFRA_AES_BCLK		97
#define CLK_INFRA_I2C7			98
#define CLK_INFRA_I2C8			99
#define CLK_INFRA_FBIST2FPC		100
#define CLK_INFRA_NR_CLK		101

/* PERICFG */
#define CLK_PERI_AXI			0
#define CLK_PERI_NR_CLK			1

/* MFGCFG */
#define CLK_MFG_BG3D			0
#define CLK_MFG_NR_CLK			1

/* IMG */
#define CLK_IMG_OWE			0
#define CLK_IMG_WPE_B			1
#define CLK_IMG_WPE_A			2
#define CLK_IMG_MFB			3
#define CLK_IMG_RSC			4
#define CLK_IMG_DPE			5
#define CLK_IMG_FDVT			6
#define CLK_IMG_DIP			7
#define CLK_IMG_LARB2			8
#define CLK_IMG_LARB5			9
#define CLK_IMG_NR_CLK			10

/* MMSYS_CONFIG */
#define CLK_MM_SMI_COMMON		0
#define CLK_MM_SMI_LARB0		1
#define CLK_MM_SMI_LARB1		2
#define CLK_MM_GALS_COMM0		3
#define CLK_MM_GALS_COMM1		4
#define CLK_MM_GALS_CCU2MM		5
#define CLK_MM_GALS_IPU12MM		6
#define CLK_MM_GALS_IMG2MM		7
#define CLK_MM_GALS_CAM2MM		8
#define CLK_MM_GALS_IPU2MM		9
#define CLK_MM_MDP_DL_TXCK		10
#define CLK_MM_IPU_DL_TXCK		11
#define CLK_MM_MDP_RDMA0		12
#define CLK_MM_MDP_RDMA1		13
#define CLK_MM_MDP_RSZ0			14
#define CLK_MM_MDP_RSZ1			15
#define CLK_MM_MDP_TDSHP		16
#define CLK_MM_MDP_WROT0		17
#define CLK_MM_FAKE_ENG			18
#define CLK_MM_DISP_OVL0		19
#define CLK_MM_DISP_OVL0_2L		20
#define CLK_MM_DISP_OVL1_2L		21
#define CLK_MM_DISP_RDMA0		22
#define CLK_MM_DISP_RDMA1		23
#define CLK_MM_DISP_WDMA0		24
#define CLK_MM_DISP_COLOR0		25
#define CLK_MM_DISP_CCORR0		26
#define CLK_MM_DISP_AAL0		27
#define CLK_MM_DISP_GAMMA0		28
#define CLK_MM_DISP_DITHER0		29
#define CLK_MM_DISP_SPLIT		30
#define CLK_MM_DSI0_MM			31
#define CLK_MM_DSI0_IF			32
#define CLK_MM_DPI_MM			33
#define CLK_MM_DPI_IF			34
#define CLK_MM_FAKE_ENG2		35
#define CLK_MM_MDP_DL_RX		36
#define CLK_MM_IPU_DL_RX		37
#define CLK_MM_26M			38
#define CLK_MM_MMSYS_R2Y		39
#define CLK_MM_DISP_RSZ			40
#define CLK_MM_MDP_WDMA0		41
#define CLK_MM_MDP_AAL			42
#define CLK_MM_MDP_CCORR		43
#define CLK_MM_DBI_MM			44
#define CLK_MM_DBI_IF			45
#define CLK_MM_NR_CLK			46

/* VDEC_GCON */
#define CLK_VDEC_VDEC			0
#define CLK_VDEC_LARB1			1
#define CLK_VDEC_NR_CLK			2

/* VENC_GCON */
#define CLK_VENC_LARB			0
#define CLK_VENC_VENC			1
#define CLK_VENC_JPGENC			2
#define CLK_VENC_NR_CLK			3

/* AUDIO */
#define CLK_AUDIO_TML			0
#define CLK_AUDIO_DAC_PREDIS		1
#define CLK_AUDIO_DAC			2
#define CLK_AUDIO_ADC			3
#define CLK_AUDIO_APLL_TUNER		4
#define CLK_AUDIO_APLL2_TUNER		5
#define CLK_AUDIO_24M			6
#define CLK_AUDIO_22M			7
#define CLK_AUDIO_AFE			8
#define CLK_AUDIO_I2S4			9
#define CLK_AUDIO_I2S3			10
#define CLK_AUDIO_I2S2			11
#define CLK_AUDIO_I2S1			12
#define CLK_AUDIO_PDN_ADDA6_ADC		13
#define CLK_AUDIO_TDM			14
#define CLK_AUDIO_NR_CLK		15

/* IPU_CONN */
#define CLK_IPU_CONN_IPU		0
#define CLK_IPU_CONN_AHB		1
#define CLK_IPU_CONN_AXI		2
#define CLK_IPU_CONN_ISP		3
#define CLK_IPU_CONN_CAM_ADL		4
#define CLK_IPU_CONN_IMG_ADL		5
#define CLK_IPU_CONN_DAP_RX		6
#define CLK_IPU_CONN_APB2AXI		7
#define CLK_IPU_CONN_APB2AHB		8
#define CLK_IPU_CONN_IPU_CAB1TO2	9
#define CLK_IPU_CONN_IPU1_CAB1TO2	10
#define CLK_IPU_CONN_IPU2_CAB1TO2	11
#define CLK_IPU_CONN_CAB3TO3		12
#define CLK_IPU_CONN_CAB2TO1		13
#define CLK_IPU_CONN_CAB3TO1_SLICE	14
#define CLK_IPU_CONN_NR_CLK		15

/* IPU_ADL */
#define CLK_IPU_ADL_CABGEN		0
#define CLK_IPU_ADL_NR_CLK		1

/* IPU_CORE0 */
#define CLK_IPU_CORE0_JTAG		0
#define CLK_IPU_CORE0_AXI		1
#define CLK_IPU_CORE0_IPU		2
#define CLK_IPU_CORE0_NR_CLK		3

/* IPU_CORE1 */
#define CLK_IPU_CORE1_JTAG		0
#define CLK_IPU_CORE1_AXI		1
#define CLK_IPU_CORE1_IPU		2
#define CLK_IPU_CORE1_NR_CLK		3

/* MCUCFG */
#define CLK_MCU_MP0_SEL			0
#define CLK_MCU_MP2_SEL			1
#define CLK_MCU_BUS_SEL			2
#define CLK_MCU_NR_CLK			3

#endif /* _DT_BINDINGS_CLK_MT8183_H */

Filemanager

DIR : / usr/ src/ kernels/ 5.14.0-611.49.2.el9_7.x86_64/ include/ dt-bindings/ clock/
Name Type Size Permission Actions
actions,s500-cmu.h File 1.77 KB 0644
actions,s700-cmu.h File 2.47 KB 0644
actions,s900-cmu.h File 2.64 KB 0644
agilex-clock.h File 1.99 KB 0644
alphascale,asm9260.h File 2.23 KB 0644
am3.h File 10.15 KB 0644
am4.h File 11.11 KB 0644
aspeed-clock.h File 1.62 KB 0644
ast2600-clock.h File 3.27 KB 0644
at91.h File 1.45 KB 0644
ath79-clk.h File 381 B 0644
axg-aoclkc.h File 839 B 0644
axg-audio-clkc.h File 3 KB 0644
axg-clkc.h File 2.67 KB 0644
axis,artpec6-clkctrl.h File 966 B 0644
bcm-cygnus.h File 3.06 KB 0644
bcm-ns2.h File 2.85 KB 0644
bcm-nsp.h File 2.1 KB 0644
bcm-sr.h File 3.79 KB 0644
bcm21664.h File 1.54 KB 0644
bcm281xx.h File 2 KB 0644
bcm2835-aux.h File 227 B 0644
bcm2835.h File 1.61 KB 0644
bcm3368-clock.h File 720 B 0644
bcm6318-clock.h File 1.15 KB 0644
bcm63268-clock.h File 850 B 0644
bcm6328-clock.h File 504 B 0644
bcm6358-clock.h File 473 B 0644
bcm6362-clock.h File 717 B 0644
bcm6368-clock.h File 687 B 0644
berlin2.h File 1.05 KB 0644
berlin2q.h File 734 B 0644
bm1880-clock.h File 2.38 KB 0644
boston-clock.h File 313 B 0644
bt1-ccu.h File 1.24 KB 0644
clps711x-clock.h File 569 B 0644
cortina,gemini-clock.h File 885 B 0644
dm814.h File 1.72 KB 0644
dm816.h File 1.94 KB 0644
dra7.h File 17.68 KB 0644
efm32-cmu.h File 1.12 KB 0644
exynos-audss-clk.h File 636 B 0644
exynos3250.h File 8.72 KB 0644
exynos4.h File 7.5 KB 0644
exynos5250.h File 4.42 KB 0644
exynos5260-clk.h File 14.38 KB 0644
exynos5410.h File 1.53 KB 0644
exynos5420.h File 7.29 KB 0644
exynos5433.h File 44.35 KB 0644
exynos7-clk.h File 5.01 KB 0644
fsl,qoriq-clockgen.h File 374 B 0644
g12a-aoclkc.h File 956 B 0644
g12a-clkc.h File 4.21 KB 0644
gxbb-aoclkc.h File 3.02 KB 0644
gxbb-clkc.h File 3.83 KB 0644
hi3516cv300-clock.h File 1.04 KB 0644
hi3519-clock.h File 728 B 0644
hi3559av100-clock.h File 5.57 KB 0644
hi3620-clock.h File 3.73 KB 0644
hi3660-clock.h File 6.59 KB 0644
hi3670-clock.h File 11.66 KB 0644
hi6220-clock.h File 4.37 KB 0644
hip04-clock.h File 462 B 0644
histb-clock.h File 1.95 KB 0644
hix5hd2-clock.h File 2.2 KB 0644
imx1-clock.h File 906 B 0644
imx21-clock.h File 2.26 KB 0644
imx27-clock.h File 3.27 KB 0644
imx5-clock.h File 6.93 KB 0644
imx6qdl-clock.h File 9.46 KB 0644
imx6sl-clock.h File 5.64 KB 0644
imx6sll-clock.h File 6.36 KB 0644
imx6sx-clock.h File 8.91 KB 0644
imx6ul-clock.h File 8.43 KB 0644
imx7d-clock.h File 15.74 KB 0644
imx7ulp-clock.h File 3.27 KB 0644
imx8-clock.h File 6.13 KB 0644
imx8-lpcg.h File 321 B 0644
imx8mm-clock.h File 8.83 KB 0644
imx8mn-clock.h File 8.55 KB 0644
imx8mp-clock.h File 13.88 KB 0644
imx8mq-clock.h File 11.07 KB 0644
imx8ulp-clock.h File 8.07 KB 0644
imx93-clock.h File 6.48 KB 0644
imxrt1050-clock.h File 2.47 KB 0644
ingenic,sysost.h File 446 B 0644
ingenic,tcu.h File 500 B 0644
intel,lgm-clk.h File 3.75 KB 0644
jz4725b-cgu.h File 996 B 0644
jz4740-cgu.h File 1.07 KB 0644
jz4760-cgu.h File 1.45 KB 0644
jz4770-cgu.h File 1.56 KB 0644
jz4780-cgu.h File 2.58 KB 0644
k210-clk.h File 1.27 KB 0644
lpc18xx-ccu.h File 2.08 KB 0644
lpc18xx-cgu.h File 1.12 KB 0644
lpc32xx-clock.h File 1.59 KB 0644
lsi,axm5516-clks.h File 809 B 0644
marvell,mmp2-audio.h File 296 B 0644
marvell,mmp2.h File 2.58 KB 0644
marvell,pxa168.h File 1.65 KB 0644
marvell,pxa1928.h File 1.54 KB 0644
marvell,pxa910.h File 1.6 KB 0644
maxim,max77620.h File 486 B 0644
maxim,max77686.h File 497 B 0644
maxim,max77802.h File 479 B 0644
maxim,max9485.h File 304 B 0644
meson8-ddr-clkc.h File 104 B 0644
meson8b-clkc.h File 2.92 KB 0644
microchip,pic32-clock.h File 760 B 0644
microchip,sparx5.h File 440 B 0644
mpc512x-clock.h File 2.22 KB 0644
mstar-msc313-mpll.h File 512 B 0644
mt2701-clk.h File 13.27 KB 0644
mt2712-clk.h File 11.86 KB 0644
mt6765-clk.h File 8.55 KB 0644
mt6779-clk.h File 12.25 KB 0644
mt6797-clk.h File 7.99 KB 0644
mt7621-clk.h File 1018 B 0644
mt7622-clk.h File 7.57 KB 0644
mt7629-clk.h File 5.59 KB 0644
mt8135-clk.h File 5.12 KB 0644
mt8167-clk.h File 4.25 KB 0644
mt8173-clk.h File 8.79 KB 0644
mt8183-clk.h File 11.87 KB 0644
mt8516-clk.h File 6.47 KB 0644
nuvoton,npcm7xx-clock.h File 1.08 KB 0644
omap4.h File 5.98 KB 0644
omap5.h File 5.34 KB 0644
oxsemi,ox810se.h File 450 B 0644
oxsemi,ox820.h File 651 B 0644
pistachio-clk.h File 4.59 KB 0644
px30-cru.h File 8.94 KB 0644
pxa-clock.h File 1.5 KB 0644
qcom,apss-ipq.h File 279 B 0644
qcom,camcc-sc7180.h File 3.83 KB 0644
qcom,camcc-sdm845.h File 3.63 KB 0644
qcom,camcc-sm8250.h File 4.12 KB 0644
qcom,dispcc-sc7180.h File 1.46 KB 0644
qcom,dispcc-sdm845.h File 1.86 KB 0644
qcom,dispcc-sm8150.h File 2.52 KB 0644
qcom,dispcc-sm8250.h File 2.52 KB 0644
qcom,gcc-apq8084.h File 12.17 KB 0644
qcom,gcc-ipq4019.h File 5.66 KB 0644
qcom,gcc-ipq6018.h File 8.71 KB 0644
qcom,gcc-ipq806x.h File 7.97 KB 0644
qcom,gcc-ipq8074.h File 12.06 KB 0644
qcom,gcc-mdm9607.h File 3.3 KB 0644
qcom,gcc-mdm9615.h File 8.92 KB 0644
qcom,gcc-msm8660.h File 7.34 KB 0644
qcom,gcc-msm8916.h File 5.64 KB 0644
qcom,gcc-msm8939.h File 6.44 KB 0644
qcom,gcc-msm8960.h File 8.76 KB 0644
qcom,gcc-msm8974.h File 11.65 KB 0644
qcom,gcc-msm8994.h File 5.79 KB 0644
qcom,gcc-msm8996.h File 12.34 KB 0644
qcom,gcc-msm8998.h File 10.5 KB 0644
qcom,gcc-qcm2290.h File 6.3 KB 0644
qcom,gcc-qcs404.h File 6.08 KB 0644
qcom,gcc-sc7180.h File 5.62 KB 0644
qcom,gcc-sc7280.h File 8 KB 0644
qcom,gcc-sc8180x.h File 11.23 KB 0644
qcom,gcc-sc8280xp.h File 18.38 KB 0644
qcom,gcc-sdm660.h File 5.08 KB 0644
qcom,gcc-sdm845.h File 8.74 KB 0644
qcom,gcc-sdx55.h File 3.9 KB 0644
qcom,gcc-sm6125.h File 8.18 KB 0644
qcom,gcc-sm8150.h File 9 KB 0644
qcom,gcc-sm8250.h File 9.81 KB 0644
qcom,gcc-sm8350.h File 9.88 KB 0644
qcom,gpucc-msm8998.h File 642 B 0644
qcom,gpucc-sc7180.h File 513 B 0644
qcom,gpucc-sdm660.h File 680 B 0644
qcom,gpucc-sdm845.h File 544 B 0644
qcom,gpucc-sm8150.h File 840 B 0644
qcom,gpucc-sm8250.h File 882 B 0644
qcom,lcc-ipq806x.h File 485 B 0644
qcom,lcc-mdm9615.h File 1.26 KB 0644
qcom,lcc-msm8960.h File 1.17 KB 0644
qcom,lpass-sdm845.h File 391 B 0644
qcom,lpasscorecc-sc7180.h File 849 B 0644
qcom,mmcc-apq8084.h File 5.18 KB 0644
qcom,mmcc-msm8960.h File 3.61 KB 0644
qcom,mmcc-msm8974.h File 4.7 KB 0644
qcom,mmcc-msm8994.h File 4.43 KB 0644
qcom,mmcc-msm8996.h File 8.78 KB 0644
qcom,mmcc-msm8998.h File 6.08 KB 0644
qcom,mmcc-sdm660.h File 4.88 KB 0644
qcom,mss-sc7180.h File 269 B 0644
qcom,q6sstopcc-qcs404.h File 480 B 0644
qcom,rpmcc.h File 4.76 KB 0644
qcom,rpmh.h File 988 B 0644
qcom,sa8775p-gcc.h File 11.47 KB 0644
qcom,sa8775p-gpucc.h File 1.46 KB 0644
qcom,sm8250-lpass-aoncc.h File 293 B 0644
qcom,sm8250-lpass-audiocc.h File 371 B 0644
qcom,turingcc-qcs404.h File 353 B 0644
qcom,videocc-sc7180.h File 591 B 0644
qcom,videocc-sdm845.h File 934 B 0644
qcom,videocc-sm8150.h File 600 B 0644
qcom,videocc-sm8250.h File 967 B 0644
r7s72100-clock.h File 2.6 KB 0644
r7s9210-cpg-mssr.h File 488 B 0644
r8a73a4-clock.h File 1.39 KB 0644
r8a7740-clock.h File 1.74 KB 0644
r8a7742-cpg-mssr.h File 1.11 KB 0644
r8a7743-cpg-mssr.h File 1.03 KB 0644
r8a7744-cpg-mssr.h File 1.03 KB 0644
r8a7745-cpg-mssr.h File 1.05 KB 0644
r8a77470-cpg-mssr.h File 992 B 0644
r8a774a1-cpg-mssr.h File 1.67 KB 0644
r8a774b1-cpg-mssr.h File 1.61 KB 0644
r8a774c0-cpg-mssr.h File 1.74 KB 0644
r8a774e1-cpg-mssr.h File 1.67 KB 0644
r8a7778-clock.h File 1.67 KB 0644
r8a7779-clock.h File 1.41 KB 0644
r8a7790-clock.h File 4.09 KB 0644
r8a7790-cpg-mssr.h File 1.28 KB 0644
r8a7791-clock.h File 4.14 KB 0644
r8a7791-cpg-mssr.h File 1.17 KB 0644
r8a7792-clock.h File 2.31 KB 0644
r8a7792-cpg-mssr.h File 1.03 KB 0644
r8a7793-clock.h File 4.06 KB 0644
r8a7793-cpg-mssr.h File 1.17 KB 0644
r8a7794-clock.h File 3.44 KB 0644
r8a7794-cpg-mssr.h File 1.14 KB 0644
r8a7795-cpg-mssr.h File 1.81 KB 0644
r8a7796-cpg-mssr.h File 1.8 KB 0644
r8a77961-cpg-mssr.h File 1.86 KB 0644
r8a77965-cpg-mssr.h File 1.78 KB 0644
r8a77970-cpg-mssr.h File 1.25 KB 0644
r8a77980-cpg-mssr.h File 1.46 KB 0644
r8a77990-cpg-mssr.h File 1.76 KB 0644
r8a77995-cpg-mssr.h File 1.51 KB 0644
r8a779a0-cpg-mssr.h File 1.58 KB 0644
r8a779f0-cpg-mssr.h File 1.92 KB 0644
r9a06g032-sysctrl.h File 4.95 KB 0644
r9a07g044-cpg.h File 7.03 KB 0644
renesas-cpg-mssr.h File 324 B 0644
rk3036-cru.h File 4.03 KB 0644
rk3066a-cru.h File 612 B 0644
rk3128-cru.h File 6.09 KB 0644
rk3188-cru-common.h File 5.7 KB 0644
rk3188-cru.h File 979 B 0644
rk3228-cru.h File 6.51 KB 0644
rk3288-cru.h File 8.76 KB 0644
rk3308-cru.h File 9.16 KB 0644
rk3328-cru.h File 9.17 KB 0644
rk3368-cru.h File 8.92 KB 0644
rk3399-cru.h File 19.13 KB 0644
rk3399-ddr.h File 1.22 KB 0644
rk3568-cru.h File 23.1 KB 0644
rockchip,rk808.h File 244 B 0644
rv1108-cru.h File 8.3 KB 0644
s3c2410.h File 1.29 KB 0644
s3c2412.h File 1.57 KB 0644
s3c2443.h File 2.06 KB 0644
s5pv210-audss.h File 685 B 0644
s5pv210.h File 5.14 KB 0644
samsung,s2mps11.h File 498 B 0644
samsung,s3c64xx-clock.h File 3.97 KB 0644
sh73a0-clock.h File 1.85 KB 0644
sifive-fu540-prci.h File 443 B 0644
sifive-fu740-prci.h File 670 B 0644
sprd,sc9860-clk.h File 10.44 KB 0644
sprd,sc9863a-clk.h File 8.19 KB 0644
ste-ab8500.h File 279 B 0644
stih407-clks.h File 2.03 KB 0644
stih410-clks.h File 568 B 0644
stih416-clks.h File 309 B 0644
stih418-clks.h File 834 B 0644
stm32fx-clock.h File 1.33 KB 0644
stm32h7-clks.h File 3.11 KB 0644
stm32mp1-clks.h File 5.2 KB 0644
stratix10-clock.h File 2.53 KB 0644
sun4i-a10-ccu.h File 5.64 KB 0644
sun4i-a10-pll2.h File 2.23 KB 0644
sun50i-a100-ccu.h File 2.69 KB 0644
sun50i-a100-r-ccu.h File 575 B 0644
sun50i-a64-ccu.h File 4.16 KB 0644
sun50i-h6-ccu.h File 2.89 KB 0644
sun50i-h6-r-ccu.h File 538 B 0644
sun50i-h616-ccu.h File 2.65 KB 0644
sun5i-ccu.h File 2.15 KB 0644
sun6i-a31-ccu.h File 5.4 KB 0644
sun6i-rtc.h File 241 B 0644
sun7i-a20-ccu.h File 2.15 KB 0644
sun8i-a23-a33-ccu.h File 3.96 KB 0644
sun8i-a83t-ccu.h File 4.08 KB 0644
sun8i-de2.h File 421 B 0644
sun8i-h3-ccu.h File 4.48 KB 0644
sun8i-r-ccu.h File 2.32 KB 0644
sun8i-r40-ccu.h File 5.43 KB 0644
sun8i-tcon-top.h File 339 B 0644
sun8i-v3s-ccu.h File 3.53 KB 0644
sun9i-a80-ccu.h File 4.65 KB 0644
sun9i-a80-de.h File 2.79 KB 0644
sun9i-a80-usb.h File 2.33 KB 0644
suniv-ccu-f1c100s.h File 1.5 KB 0644
tegra114-car.h File 7.99 KB 0644
tegra124-car-common.h File 8.44 KB 0644
tegra124-car.h File 492 B 0644
tegra186-clock.h File 39.66 KB 0644
tegra194-clock.h File 11.19 KB 0644
tegra20-car.h File 4.48 KB 0644
tegra210-car.h File 10.07 KB 0644
tegra234-clock.h File 44.33 KB 0644
tegra30-car.h File 6.9 KB 0644
ti-dra7-atl.h File 1.28 KB 0644
vf610-clock.h File 6.12 KB 0644
x1000-cgu.h File 1.5 KB 0644
x1830-cgu.h File 1.58 KB 0644
xlnx-vcu.h File 388 B 0644
xlnx-versal-clk.h File 2.84 KB 0644
xlnx-zynqmp-clk.h File 2.65 KB 0644
zx296718-clock.h File 3.75 KB 0644