����JFIF��������� Mr.X 
  
  __  __    __   __  _____      _            _          _____ _          _ _ 
 |  \/  |   \ \ / / |  __ \    (_)          | |        / ____| |        | | |
 | \  / |_ __\ V /  | |__) | __ ___   ____ _| |_ ___  | (___ | |__   ___| | |
 | |\/| | '__|> <   |  ___/ '__| \ \ / / _` | __/ _ \  \___ \| '_ \ / _ \ | |
 | |  | | |_ / . \  | |   | |  | |\ V / (_| | ||  __/  ____) | | | |  __/ | |
 |_|  |_|_(_)_/ \_\ |_|   |_|  |_| \_/ \__,_|\__\___| |_____/|_| |_|\___V 2.1
 if you need WebShell for Seo everyday contact me on Telegram
 Telegram Address : @jackleet
        
        

            For_More_Tools:
            
                Telegram: @jackleet | Bulk Smtp support mail sender  | Business Mail Collector  |  Mail Bouncer All Mail | Bulk Office Mail Validator | Html Letter private

Upload:

Command:

deexcl@216.73.217.71: ~ $ 
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (c) 2017 MediaTek Inc.
 * Author: Weiyi Lu <weiyi.lu@mediatek.com>
 */

#ifndef _DT_BINDINGS_CLK_MT2712_H
#define _DT_BINDINGS_CLK_MT2712_H

/* APMIXEDSYS */

#define CLK_APMIXED_MAINPLL		0
#define CLK_APMIXED_UNIVPLL		1
#define CLK_APMIXED_VCODECPLL		2
#define CLK_APMIXED_VENCPLL		3
#define CLK_APMIXED_APLL1		4
#define CLK_APMIXED_APLL2		5
#define CLK_APMIXED_LVDSPLL		6
#define CLK_APMIXED_LVDSPLL2		7
#define CLK_APMIXED_MSDCPLL		8
#define CLK_APMIXED_MSDCPLL2		9
#define CLK_APMIXED_TVDPLL		10
#define CLK_APMIXED_MMPLL		11
#define CLK_APMIXED_ARMCA35PLL		12
#define CLK_APMIXED_ARMCA72PLL		13
#define CLK_APMIXED_ETHERPLL		14
#define CLK_APMIXED_NR_CLK		15

/* TOPCKGEN */

#define CLK_TOP_ARMCA35PLL		0
#define CLK_TOP_ARMCA35PLL_600M		1
#define CLK_TOP_ARMCA35PLL_400M		2
#define CLK_TOP_ARMCA72PLL		3
#define CLK_TOP_SYSPLL			4
#define CLK_TOP_SYSPLL_D2		5
#define CLK_TOP_SYSPLL1_D2		6
#define CLK_TOP_SYSPLL1_D4		7
#define CLK_TOP_SYSPLL1_D8		8
#define CLK_TOP_SYSPLL1_D16		9
#define CLK_TOP_SYSPLL_D3		10
#define CLK_TOP_SYSPLL2_D2		11
#define CLK_TOP_SYSPLL2_D4		12
#define CLK_TOP_SYSPLL_D5		13
#define CLK_TOP_SYSPLL3_D2		14
#define CLK_TOP_SYSPLL3_D4		15
#define CLK_TOP_SYSPLL_D7		16
#define CLK_TOP_SYSPLL4_D2		17
#define CLK_TOP_SYSPLL4_D4		18
#define CLK_TOP_UNIVPLL			19
#define CLK_TOP_UNIVPLL_D7		20
#define CLK_TOP_UNIVPLL_D26		21
#define CLK_TOP_UNIVPLL_D52		22
#define CLK_TOP_UNIVPLL_D104		23
#define CLK_TOP_UNIVPLL_D208		24
#define CLK_TOP_UNIVPLL_D2		25
#define CLK_TOP_UNIVPLL1_D2		26
#define CLK_TOP_UNIVPLL1_D4		27
#define CLK_TOP_UNIVPLL1_D8		28
#define CLK_TOP_UNIVPLL_D3		29
#define CLK_TOP_UNIVPLL2_D2		30
#define CLK_TOP_UNIVPLL2_D4		31
#define CLK_TOP_UNIVPLL2_D8		32
#define CLK_TOP_UNIVPLL_D5		33
#define CLK_TOP_UNIVPLL3_D2		34
#define CLK_TOP_UNIVPLL3_D4		35
#define CLK_TOP_UNIVPLL3_D8		36
#define CLK_TOP_F_MP0_PLL1		37
#define CLK_TOP_F_MP0_PLL2		38
#define CLK_TOP_F_BIG_PLL1		39
#define CLK_TOP_F_BIG_PLL2		40
#define CLK_TOP_F_BUS_PLL1		41
#define CLK_TOP_F_BUS_PLL2		42
#define CLK_TOP_APLL1			43
#define CLK_TOP_APLL1_D2		44
#define CLK_TOP_APLL1_D4		45
#define CLK_TOP_APLL1_D8		46
#define CLK_TOP_APLL1_D16		47
#define CLK_TOP_APLL2			48
#define CLK_TOP_APLL2_D2		49
#define CLK_TOP_APLL2_D4		50
#define CLK_TOP_APLL2_D8		51
#define CLK_TOP_APLL2_D16		52
#define CLK_TOP_LVDSPLL			53
#define CLK_TOP_LVDSPLL_D2		54
#define CLK_TOP_LVDSPLL_D4		55
#define CLK_TOP_LVDSPLL_D8		56
#define CLK_TOP_LVDSPLL2		57
#define CLK_TOP_LVDSPLL2_D2		58
#define CLK_TOP_LVDSPLL2_D4		59
#define CLK_TOP_LVDSPLL2_D8		60
#define CLK_TOP_ETHERPLL_125M		61
#define CLK_TOP_ETHERPLL_50M		62
#define CLK_TOP_CVBS			63
#define CLK_TOP_CVBS_D2			64
#define CLK_TOP_SYS_26M			65
#define CLK_TOP_MMPLL			66
#define CLK_TOP_MMPLL_D2		67
#define CLK_TOP_VENCPLL			68
#define CLK_TOP_VENCPLL_D2		69
#define CLK_TOP_VCODECPLL		70
#define CLK_TOP_VCODECPLL_D2		71
#define CLK_TOP_TVDPLL			72
#define CLK_TOP_TVDPLL_D2		73
#define CLK_TOP_TVDPLL_D4		74
#define CLK_TOP_TVDPLL_D8		75
#define CLK_TOP_TVDPLL_429M		76
#define CLK_TOP_TVDPLL_429M_D2		77
#define CLK_TOP_TVDPLL_429M_D4		78
#define CLK_TOP_MSDCPLL			79
#define CLK_TOP_MSDCPLL_D2		80
#define CLK_TOP_MSDCPLL_D4		81
#define CLK_TOP_MSDCPLL2		82
#define CLK_TOP_MSDCPLL2_D2		83
#define CLK_TOP_MSDCPLL2_D4		84
#define CLK_TOP_CLK26M_D2		85
#define CLK_TOP_D2A_ULCLK_6P5M		86
#define CLK_TOP_VPLL3_DPIX		87
#define CLK_TOP_VPLL_DPIX		88
#define CLK_TOP_LTEPLL_FS26M		89
#define CLK_TOP_DMPLL			90
#define CLK_TOP_DSI0_LNTC		91
#define CLK_TOP_DSI1_LNTC		92
#define CLK_TOP_LVDSTX3_CLKDIG_CTS	93
#define CLK_TOP_LVDSTX_CLKDIG_CTS	94
#define CLK_TOP_CLKRTC_EXT		95
#define CLK_TOP_CLKRTC_INT		96
#define CLK_TOP_CSI0			97
#define CLK_TOP_CVBSPLL			98
#define CLK_TOP_AXI_SEL			99
#define CLK_TOP_MEM_SEL			100
#define CLK_TOP_MM_SEL			101
#define CLK_TOP_PWM_SEL			102
#define CLK_TOP_VDEC_SEL		103
#define CLK_TOP_VENC_SEL		104
#define CLK_TOP_MFG_SEL			105
#define CLK_TOP_CAMTG_SEL		106
#define CLK_TOP_UART_SEL		107
#define CLK_TOP_SPI_SEL			108
#define CLK_TOP_USB20_SEL		109
#define CLK_TOP_USB30_SEL		110
#define CLK_TOP_MSDC50_0_HCLK_SEL	111
#define CLK_TOP_MSDC50_0_SEL		112
#define CLK_TOP_MSDC30_1_SEL		113
#define CLK_TOP_MSDC30_2_SEL		114
#define CLK_TOP_MSDC30_3_SEL		115
#define CLK_TOP_AUDIO_SEL		116
#define CLK_TOP_AUD_INTBUS_SEL		117
#define CLK_TOP_PMICSPI_SEL		118
#define CLK_TOP_DPILVDS1_SEL		119
#define CLK_TOP_ATB_SEL			120
#define CLK_TOP_NR_SEL			121
#define CLK_TOP_NFI2X_SEL		122
#define CLK_TOP_IRDA_SEL		123
#define CLK_TOP_CCI400_SEL		124
#define CLK_TOP_AUD_1_SEL		125
#define CLK_TOP_AUD_2_SEL		126
#define CLK_TOP_MEM_MFG_IN_AS_SEL	127
#define CLK_TOP_AXI_MFG_IN_AS_SEL	128
#define CLK_TOP_SCAM_SEL		129
#define CLK_TOP_NFIECC_SEL		130
#define CLK_TOP_PE2_MAC_P0_SEL		131
#define CLK_TOP_PE2_MAC_P1_SEL		132
#define CLK_TOP_DPILVDS_SEL		133
#define CLK_TOP_MSDC50_3_HCLK_SEL	134
#define CLK_TOP_HDCP_SEL		135
#define CLK_TOP_HDCP_24M_SEL		136
#define CLK_TOP_RTC_SEL			137
#define CLK_TOP_SPINOR_SEL		138
#define CLK_TOP_APLL_SEL		139
#define CLK_TOP_APLL2_SEL		140
#define CLK_TOP_A1SYS_HP_SEL		141
#define CLK_TOP_A2SYS_HP_SEL		142
#define CLK_TOP_ASM_L_SEL		143
#define CLK_TOP_ASM_M_SEL		144
#define CLK_TOP_ASM_H_SEL		145
#define CLK_TOP_I2SO1_SEL		146
#define CLK_TOP_I2SO2_SEL		147
#define CLK_TOP_I2SO3_SEL		148
#define CLK_TOP_TDMO0_SEL		149
#define CLK_TOP_TDMO1_SEL		150
#define CLK_TOP_I2SI1_SEL		151
#define CLK_TOP_I2SI2_SEL		152
#define CLK_TOP_I2SI3_SEL		153
#define CLK_TOP_ETHER_125M_SEL		154
#define CLK_TOP_ETHER_50M_SEL		155
#define CLK_TOP_JPGDEC_SEL		156
#define CLK_TOP_SPISLV_SEL		157
#define CLK_TOP_ETHER_50M_RMII_SEL	158
#define CLK_TOP_CAM2TG_SEL		159
#define CLK_TOP_DI_SEL			160
#define CLK_TOP_TVD_SEL			161
#define CLK_TOP_I2C_SEL			162
#define CLK_TOP_PWM_INFRA_SEL		163
#define CLK_TOP_MSDC0P_AES_SEL		164
#define CLK_TOP_CMSYS_SEL		165
#define CLK_TOP_GCPU_SEL		166
#define CLK_TOP_AUD_APLL1_SEL		167
#define CLK_TOP_AUD_APLL2_SEL		168
#define CLK_TOP_DA_AUDULL_VTX_6P5M_SEL	169
#define CLK_TOP_APLL_DIV0		170
#define CLK_TOP_APLL_DIV1		171
#define CLK_TOP_APLL_DIV2		172
#define CLK_TOP_APLL_DIV3		173
#define CLK_TOP_APLL_DIV4		174
#define CLK_TOP_APLL_DIV5		175
#define CLK_TOP_APLL_DIV6		176
#define CLK_TOP_APLL_DIV7		177
#define CLK_TOP_APLL_DIV_PDN0		178
#define CLK_TOP_APLL_DIV_PDN1		179
#define CLK_TOP_APLL_DIV_PDN2		180
#define CLK_TOP_APLL_DIV_PDN3		181
#define CLK_TOP_APLL_DIV_PDN4		182
#define CLK_TOP_APLL_DIV_PDN5		183
#define CLK_TOP_APLL_DIV_PDN6		184
#define CLK_TOP_APLL_DIV_PDN7		185
#define CLK_TOP_APLL1_D3		186
#define CLK_TOP_APLL1_REF_SEL		187
#define CLK_TOP_APLL2_REF_SEL		188
#define CLK_TOP_NFI2X_EN		189
#define CLK_TOP_NFIECC_EN		190
#define CLK_TOP_NFI1X_CK_EN		191
#define CLK_TOP_APLL2_D3		192
#define CLK_TOP_NR_CLK			193

/* INFRACFG */

#define CLK_INFRA_DBGCLK		0
#define CLK_INFRA_GCE			1
#define CLK_INFRA_M4U			2
#define CLK_INFRA_KP			3
#define CLK_INFRA_AO_SPI0		4
#define CLK_INFRA_AO_SPI1		5
#define CLK_INFRA_AO_UART5		6
#define CLK_INFRA_NR_CLK		7

/* PERICFG */

#define CLK_PERI_NFI			0
#define CLK_PERI_THERM			1
#define CLK_PERI_PWM0			2
#define CLK_PERI_PWM1			3
#define CLK_PERI_PWM2			4
#define CLK_PERI_PWM3			5
#define CLK_PERI_PWM4			6
#define CLK_PERI_PWM5			7
#define CLK_PERI_PWM6			8
#define CLK_PERI_PWM7			9
#define CLK_PERI_PWM			10
#define CLK_PERI_AP_DMA			11
#define CLK_PERI_MSDC30_0		12
#define CLK_PERI_MSDC30_1		13
#define CLK_PERI_MSDC30_2		14
#define CLK_PERI_MSDC30_3		15
#define CLK_PERI_UART0			16
#define CLK_PERI_UART1			17
#define CLK_PERI_UART2			18
#define CLK_PERI_UART3			19
#define CLK_PERI_I2C0			20
#define CLK_PERI_I2C1			21
#define CLK_PERI_I2C2			22
#define CLK_PERI_I2C3			23
#define CLK_PERI_I2C4			24
#define CLK_PERI_AUXADC			25
#define CLK_PERI_SPI0			26
#define CLK_PERI_SPI			27
#define CLK_PERI_I2C5			28
#define CLK_PERI_SPI2			29
#define CLK_PERI_SPI3			30
#define CLK_PERI_SPI5			31
#define CLK_PERI_UART4			32
#define CLK_PERI_SFLASH			33
#define CLK_PERI_GMAC			34
#define CLK_PERI_PCIE0			35
#define CLK_PERI_PCIE1			36
#define CLK_PERI_GMAC_PCLK		37
#define CLK_PERI_MSDC50_0_EN		38
#define CLK_PERI_MSDC30_1_EN		39
#define CLK_PERI_MSDC30_2_EN		40
#define CLK_PERI_MSDC30_3_EN		41
#define CLK_PERI_MSDC50_0_HCLK_EN	42
#define CLK_PERI_MSDC50_3_HCLK_EN	43
#define CLK_PERI_MSDC30_0_QTR_EN	44
#define CLK_PERI_MSDC30_3_QTR_EN	45
#define CLK_PERI_NR_CLK			46

/* MCUCFG */

#define CLK_MCU_MP0_SEL			0
#define CLK_MCU_MP2_SEL			1
#define CLK_MCU_BUS_SEL			2
#define CLK_MCU_NR_CLK			3

/* MFGCFG */

#define CLK_MFG_BG3D			0
#define CLK_MFG_NR_CLK			1

/* MMSYS */

#define CLK_MM_SMI_COMMON		0
#define CLK_MM_SMI_LARB0		1
#define CLK_MM_CAM_MDP			2
#define CLK_MM_MDP_RDMA0		3
#define CLK_MM_MDP_RDMA1		4
#define CLK_MM_MDP_RSZ0			5
#define CLK_MM_MDP_RSZ1			6
#define CLK_MM_MDP_RSZ2			7
#define CLK_MM_MDP_TDSHP0		8
#define CLK_MM_MDP_TDSHP1		9
#define CLK_MM_MDP_CROP			10
#define CLK_MM_MDP_WDMA			11
#define CLK_MM_MDP_WROT0		12
#define CLK_MM_MDP_WROT1		13
#define CLK_MM_FAKE_ENG			14
#define CLK_MM_MUTEX_32K		15
#define CLK_MM_DISP_OVL0		16
#define CLK_MM_DISP_OVL1		17
#define CLK_MM_DISP_RDMA0		18
#define CLK_MM_DISP_RDMA1		19
#define CLK_MM_DISP_RDMA2		20
#define CLK_MM_DISP_WDMA0		21
#define CLK_MM_DISP_WDMA1		22
#define CLK_MM_DISP_COLOR0		23
#define CLK_MM_DISP_COLOR1		24
#define CLK_MM_DISP_AAL			25
#define CLK_MM_DISP_GAMMA		26
#define CLK_MM_DISP_UFOE		27
#define CLK_MM_DISP_SPLIT0		28
#define CLK_MM_DISP_OD			29
#define CLK_MM_DISP_PWM0_MM		30
#define CLK_MM_DISP_PWM0_26M		31
#define CLK_MM_DISP_PWM1_MM		32
#define CLK_MM_DISP_PWM1_26M		33
#define CLK_MM_DSI0_ENGINE		34
#define CLK_MM_DSI0_DIGITAL		35
#define CLK_MM_DSI1_ENGINE		36
#define CLK_MM_DSI1_DIGITAL		37
#define CLK_MM_DPI_PIXEL		38
#define CLK_MM_DPI_ENGINE		39
#define CLK_MM_DPI1_PIXEL		40
#define CLK_MM_DPI1_ENGINE		41
#define CLK_MM_LVDS_PIXEL		42
#define CLK_MM_LVDS_CTS			43
#define CLK_MM_SMI_LARB4		44
#define CLK_MM_SMI_COMMON1		45
#define CLK_MM_SMI_LARB5		46
#define CLK_MM_MDP_RDMA2		47
#define CLK_MM_MDP_TDSHP2		48
#define CLK_MM_DISP_OVL2		49
#define CLK_MM_DISP_WDMA2		50
#define CLK_MM_DISP_COLOR2		51
#define CLK_MM_DISP_AAL1		52
#define CLK_MM_DISP_OD1			53
#define CLK_MM_LVDS1_PIXEL		54
#define CLK_MM_LVDS1_CTS		55
#define CLK_MM_SMI_LARB7		56
#define CLK_MM_MDP_RDMA3		57
#define CLK_MM_MDP_WROT2		58
#define CLK_MM_DSI2			59
#define CLK_MM_DSI2_DIGITAL		60
#define CLK_MM_DSI3			61
#define CLK_MM_DSI3_DIGITAL		62
#define CLK_MM_NR_CLK			63

/* IMGSYS */

#define CLK_IMG_SMI_LARB2		0
#define CLK_IMG_SENINF_SCAM_EN		1
#define CLK_IMG_SENINF_CAM_EN		2
#define CLK_IMG_CAM_SV_EN		3
#define CLK_IMG_CAM_SV1_EN		4
#define CLK_IMG_CAM_SV2_EN		5
#define CLK_IMG_NR_CLK			6

/* BDPSYS */

#define CLK_BDP_BRIDGE_B		0
#define CLK_BDP_BRIDGE_DRAM		1
#define CLK_BDP_LARB_DRAM		2
#define CLK_BDP_WR_CHANNEL_VDI_PXL	3
#define CLK_BDP_WR_CHANNEL_VDI_DRAM	4
#define CLK_BDP_WR_CHANNEL_VDI_B	5
#define CLK_BDP_MT_B			6
#define CLK_BDP_DISPFMT_27M		7
#define CLK_BDP_DISPFMT_27M_VDOUT	8
#define CLK_BDP_DISPFMT_27_74_74	9
#define CLK_BDP_DISPFMT_2FS		10
#define CLK_BDP_DISPFMT_2FS_2FS74_148	11
#define CLK_BDP_DISPFMT_B		12
#define CLK_BDP_VDO_DRAM		13
#define CLK_BDP_VDO_2FS			14
#define CLK_BDP_VDO_B			15
#define CLK_BDP_WR_CHANNEL_DI_PXL	16
#define CLK_BDP_WR_CHANNEL_DI_DRAM	17
#define CLK_BDP_WR_CHANNEL_DI_B		18
#define CLK_BDP_NR_AGENT		19
#define CLK_BDP_NR_DRAM			20
#define CLK_BDP_NR_B			21
#define CLK_BDP_BRIDGE_RT_B		22
#define CLK_BDP_BRIDGE_RT_DRAM		23
#define CLK_BDP_LARB_RT_DRAM		24
#define CLK_BDP_TVD_TDC			25
#define CLK_BDP_TVD_54			26
#define CLK_BDP_TVD_CBUS		27
#define CLK_BDP_NR_CLK			28

/* VDECSYS */

#define CLK_VDEC_CKEN			0
#define CLK_VDEC_LARB1_CKEN		1
#define CLK_VDEC_IMGRZ_CKEN		2
#define CLK_VDEC_NR_CLK			3

/* VENCSYS */

#define CLK_VENC_SMI_COMMON_CON		0
#define CLK_VENC_VENC			1
#define CLK_VENC_SMI_LARB6		2
#define CLK_VENC_NR_CLK			3

/* JPGDECSYS */

#define CLK_JPGDEC_JPGDEC1		0
#define CLK_JPGDEC_JPGDEC		1
#define CLK_JPGDEC_NR_CLK		2

#endif /* _DT_BINDINGS_CLK_MT2712_H */

Filemanager

DIR : / usr/ src/ kernels/ 5.14.0-611.49.2.el9_7.x86_64/ include/ dt-bindings/ clock/
Name Type Size Permission Actions
actions,s500-cmu.h File 1.77 KB 0644
actions,s700-cmu.h File 2.47 KB 0644
actions,s900-cmu.h File 2.64 KB 0644
agilex-clock.h File 1.99 KB 0644
alphascale,asm9260.h File 2.23 KB 0644
am3.h File 10.15 KB 0644
am4.h File 11.11 KB 0644
aspeed-clock.h File 1.62 KB 0644
ast2600-clock.h File 3.27 KB 0644
at91.h File 1.45 KB 0644
ath79-clk.h File 381 B 0644
axg-aoclkc.h File 839 B 0644
axg-audio-clkc.h File 3 KB 0644
axg-clkc.h File 2.67 KB 0644
axis,artpec6-clkctrl.h File 966 B 0644
bcm-cygnus.h File 3.06 KB 0644
bcm-ns2.h File 2.85 KB 0644
bcm-nsp.h File 2.1 KB 0644
bcm-sr.h File 3.79 KB 0644
bcm21664.h File 1.54 KB 0644
bcm281xx.h File 2 KB 0644
bcm2835-aux.h File 227 B 0644
bcm2835.h File 1.61 KB 0644
bcm3368-clock.h File 720 B 0644
bcm6318-clock.h File 1.15 KB 0644
bcm63268-clock.h File 850 B 0644
bcm6328-clock.h File 504 B 0644
bcm6358-clock.h File 473 B 0644
bcm6362-clock.h File 717 B 0644
bcm6368-clock.h File 687 B 0644
berlin2.h File 1.05 KB 0644
berlin2q.h File 734 B 0644
bm1880-clock.h File 2.38 KB 0644
boston-clock.h File 313 B 0644
bt1-ccu.h File 1.24 KB 0644
clps711x-clock.h File 569 B 0644
cortina,gemini-clock.h File 885 B 0644
dm814.h File 1.72 KB 0644
dm816.h File 1.94 KB 0644
dra7.h File 17.68 KB 0644
efm32-cmu.h File 1.12 KB 0644
exynos-audss-clk.h File 636 B 0644
exynos3250.h File 8.72 KB 0644
exynos4.h File 7.5 KB 0644
exynos5250.h File 4.42 KB 0644
exynos5260-clk.h File 14.38 KB 0644
exynos5410.h File 1.53 KB 0644
exynos5420.h File 7.29 KB 0644
exynos5433.h File 44.35 KB 0644
exynos7-clk.h File 5.01 KB 0644
fsl,qoriq-clockgen.h File 374 B 0644
g12a-aoclkc.h File 956 B 0644
g12a-clkc.h File 4.21 KB 0644
gxbb-aoclkc.h File 3.02 KB 0644
gxbb-clkc.h File 3.83 KB 0644
hi3516cv300-clock.h File 1.04 KB 0644
hi3519-clock.h File 728 B 0644
hi3559av100-clock.h File 5.57 KB 0644
hi3620-clock.h File 3.73 KB 0644
hi3660-clock.h File 6.59 KB 0644
hi3670-clock.h File 11.66 KB 0644
hi6220-clock.h File 4.37 KB 0644
hip04-clock.h File 462 B 0644
histb-clock.h File 1.95 KB 0644
hix5hd2-clock.h File 2.2 KB 0644
imx1-clock.h File 906 B 0644
imx21-clock.h File 2.26 KB 0644
imx27-clock.h File 3.27 KB 0644
imx5-clock.h File 6.93 KB 0644
imx6qdl-clock.h File 9.46 KB 0644
imx6sl-clock.h File 5.64 KB 0644
imx6sll-clock.h File 6.36 KB 0644
imx6sx-clock.h File 8.91 KB 0644
imx6ul-clock.h File 8.43 KB 0644
imx7d-clock.h File 15.74 KB 0644
imx7ulp-clock.h File 3.27 KB 0644
imx8-clock.h File 6.13 KB 0644
imx8-lpcg.h File 321 B 0644
imx8mm-clock.h File 8.83 KB 0644
imx8mn-clock.h File 8.55 KB 0644
imx8mp-clock.h File 13.88 KB 0644
imx8mq-clock.h File 11.07 KB 0644
imx8ulp-clock.h File 8.07 KB 0644
imx93-clock.h File 6.48 KB 0644
imxrt1050-clock.h File 2.47 KB 0644
ingenic,sysost.h File 446 B 0644
ingenic,tcu.h File 500 B 0644
intel,lgm-clk.h File 3.75 KB 0644
jz4725b-cgu.h File 996 B 0644
jz4740-cgu.h File 1.07 KB 0644
jz4760-cgu.h File 1.45 KB 0644
jz4770-cgu.h File 1.56 KB 0644
jz4780-cgu.h File 2.58 KB 0644
k210-clk.h File 1.27 KB 0644
lpc18xx-ccu.h File 2.08 KB 0644
lpc18xx-cgu.h File 1.12 KB 0644
lpc32xx-clock.h File 1.59 KB 0644
lsi,axm5516-clks.h File 809 B 0644
marvell,mmp2-audio.h File 296 B 0644
marvell,mmp2.h File 2.58 KB 0644
marvell,pxa168.h File 1.65 KB 0644
marvell,pxa1928.h File 1.54 KB 0644
marvell,pxa910.h File 1.6 KB 0644
maxim,max77620.h File 486 B 0644
maxim,max77686.h File 497 B 0644
maxim,max77802.h File 479 B 0644
maxim,max9485.h File 304 B 0644
meson8-ddr-clkc.h File 104 B 0644
meson8b-clkc.h File 2.92 KB 0644
microchip,pic32-clock.h File 760 B 0644
microchip,sparx5.h File 440 B 0644
mpc512x-clock.h File 2.22 KB 0644
mstar-msc313-mpll.h File 512 B 0644
mt2701-clk.h File 13.27 KB 0644
mt2712-clk.h File 11.86 KB 0644
mt6765-clk.h File 8.55 KB 0644
mt6779-clk.h File 12.25 KB 0644
mt6797-clk.h File 7.99 KB 0644
mt7621-clk.h File 1018 B 0644
mt7622-clk.h File 7.57 KB 0644
mt7629-clk.h File 5.59 KB 0644
mt8135-clk.h File 5.12 KB 0644
mt8167-clk.h File 4.25 KB 0644
mt8173-clk.h File 8.79 KB 0644
mt8183-clk.h File 11.87 KB 0644
mt8516-clk.h File 6.47 KB 0644
nuvoton,npcm7xx-clock.h File 1.08 KB 0644
omap4.h File 5.98 KB 0644
omap5.h File 5.34 KB 0644
oxsemi,ox810se.h File 450 B 0644
oxsemi,ox820.h File 651 B 0644
pistachio-clk.h File 4.59 KB 0644
px30-cru.h File 8.94 KB 0644
pxa-clock.h File 1.5 KB 0644
qcom,apss-ipq.h File 279 B 0644
qcom,camcc-sc7180.h File 3.83 KB 0644
qcom,camcc-sdm845.h File 3.63 KB 0644
qcom,camcc-sm8250.h File 4.12 KB 0644
qcom,dispcc-sc7180.h File 1.46 KB 0644
qcom,dispcc-sdm845.h File 1.86 KB 0644
qcom,dispcc-sm8150.h File 2.52 KB 0644
qcom,dispcc-sm8250.h File 2.52 KB 0644
qcom,gcc-apq8084.h File 12.17 KB 0644
qcom,gcc-ipq4019.h File 5.66 KB 0644
qcom,gcc-ipq6018.h File 8.71 KB 0644
qcom,gcc-ipq806x.h File 7.97 KB 0644
qcom,gcc-ipq8074.h File 12.06 KB 0644
qcom,gcc-mdm9607.h File 3.3 KB 0644
qcom,gcc-mdm9615.h File 8.92 KB 0644
qcom,gcc-msm8660.h File 7.34 KB 0644
qcom,gcc-msm8916.h File 5.64 KB 0644
qcom,gcc-msm8939.h File 6.44 KB 0644
qcom,gcc-msm8960.h File 8.76 KB 0644
qcom,gcc-msm8974.h File 11.65 KB 0644
qcom,gcc-msm8994.h File 5.79 KB 0644
qcom,gcc-msm8996.h File 12.34 KB 0644
qcom,gcc-msm8998.h File 10.5 KB 0644
qcom,gcc-qcm2290.h File 6.3 KB 0644
qcom,gcc-qcs404.h File 6.08 KB 0644
qcom,gcc-sc7180.h File 5.62 KB 0644
qcom,gcc-sc7280.h File 8 KB 0644
qcom,gcc-sc8180x.h File 11.23 KB 0644
qcom,gcc-sc8280xp.h File 18.38 KB 0644
qcom,gcc-sdm660.h File 5.08 KB 0644
qcom,gcc-sdm845.h File 8.74 KB 0644
qcom,gcc-sdx55.h File 3.9 KB 0644
qcom,gcc-sm6125.h File 8.18 KB 0644
qcom,gcc-sm8150.h File 9 KB 0644
qcom,gcc-sm8250.h File 9.81 KB 0644
qcom,gcc-sm8350.h File 9.88 KB 0644
qcom,gpucc-msm8998.h File 642 B 0644
qcom,gpucc-sc7180.h File 513 B 0644
qcom,gpucc-sdm660.h File 680 B 0644
qcom,gpucc-sdm845.h File 544 B 0644
qcom,gpucc-sm8150.h File 840 B 0644
qcom,gpucc-sm8250.h File 882 B 0644
qcom,lcc-ipq806x.h File 485 B 0644
qcom,lcc-mdm9615.h File 1.26 KB 0644
qcom,lcc-msm8960.h File 1.17 KB 0644
qcom,lpass-sdm845.h File 391 B 0644
qcom,lpasscorecc-sc7180.h File 849 B 0644
qcom,mmcc-apq8084.h File 5.18 KB 0644
qcom,mmcc-msm8960.h File 3.61 KB 0644
qcom,mmcc-msm8974.h File 4.7 KB 0644
qcom,mmcc-msm8994.h File 4.43 KB 0644
qcom,mmcc-msm8996.h File 8.78 KB 0644
qcom,mmcc-msm8998.h File 6.08 KB 0644
qcom,mmcc-sdm660.h File 4.88 KB 0644
qcom,mss-sc7180.h File 269 B 0644
qcom,q6sstopcc-qcs404.h File 480 B 0644
qcom,rpmcc.h File 4.76 KB 0644
qcom,rpmh.h File 988 B 0644
qcom,sa8775p-gcc.h File 11.47 KB 0644
qcom,sa8775p-gpucc.h File 1.46 KB 0644
qcom,sm8250-lpass-aoncc.h File 293 B 0644
qcom,sm8250-lpass-audiocc.h File 371 B 0644
qcom,turingcc-qcs404.h File 353 B 0644
qcom,videocc-sc7180.h File 591 B 0644
qcom,videocc-sdm845.h File 934 B 0644
qcom,videocc-sm8150.h File 600 B 0644
qcom,videocc-sm8250.h File 967 B 0644
r7s72100-clock.h File 2.6 KB 0644
r7s9210-cpg-mssr.h File 488 B 0644
r8a73a4-clock.h File 1.39 KB 0644
r8a7740-clock.h File 1.74 KB 0644
r8a7742-cpg-mssr.h File 1.11 KB 0644
r8a7743-cpg-mssr.h File 1.03 KB 0644
r8a7744-cpg-mssr.h File 1.03 KB 0644
r8a7745-cpg-mssr.h File 1.05 KB 0644
r8a77470-cpg-mssr.h File 992 B 0644
r8a774a1-cpg-mssr.h File 1.67 KB 0644
r8a774b1-cpg-mssr.h File 1.61 KB 0644
r8a774c0-cpg-mssr.h File 1.74 KB 0644
r8a774e1-cpg-mssr.h File 1.67 KB 0644
r8a7778-clock.h File 1.67 KB 0644
r8a7779-clock.h File 1.41 KB 0644
r8a7790-clock.h File 4.09 KB 0644
r8a7790-cpg-mssr.h File 1.28 KB 0644
r8a7791-clock.h File 4.14 KB 0644
r8a7791-cpg-mssr.h File 1.17 KB 0644
r8a7792-clock.h File 2.31 KB 0644
r8a7792-cpg-mssr.h File 1.03 KB 0644
r8a7793-clock.h File 4.06 KB 0644
r8a7793-cpg-mssr.h File 1.17 KB 0644
r8a7794-clock.h File 3.44 KB 0644
r8a7794-cpg-mssr.h File 1.14 KB 0644
r8a7795-cpg-mssr.h File 1.81 KB 0644
r8a7796-cpg-mssr.h File 1.8 KB 0644
r8a77961-cpg-mssr.h File 1.86 KB 0644
r8a77965-cpg-mssr.h File 1.78 KB 0644
r8a77970-cpg-mssr.h File 1.25 KB 0644
r8a77980-cpg-mssr.h File 1.46 KB 0644
r8a77990-cpg-mssr.h File 1.76 KB 0644
r8a77995-cpg-mssr.h File 1.51 KB 0644
r8a779a0-cpg-mssr.h File 1.58 KB 0644
r8a779f0-cpg-mssr.h File 1.92 KB 0644
r9a06g032-sysctrl.h File 4.95 KB 0644
r9a07g044-cpg.h File 7.03 KB 0644
renesas-cpg-mssr.h File 324 B 0644
rk3036-cru.h File 4.03 KB 0644
rk3066a-cru.h File 612 B 0644
rk3128-cru.h File 6.09 KB 0644
rk3188-cru-common.h File 5.7 KB 0644
rk3188-cru.h File 979 B 0644
rk3228-cru.h File 6.51 KB 0644
rk3288-cru.h File 8.76 KB 0644
rk3308-cru.h File 9.16 KB 0644
rk3328-cru.h File 9.17 KB 0644
rk3368-cru.h File 8.92 KB 0644
rk3399-cru.h File 19.13 KB 0644
rk3399-ddr.h File 1.22 KB 0644
rk3568-cru.h File 23.1 KB 0644
rockchip,rk808.h File 244 B 0644
rv1108-cru.h File 8.3 KB 0644
s3c2410.h File 1.29 KB 0644
s3c2412.h File 1.57 KB 0644
s3c2443.h File 2.06 KB 0644
s5pv210-audss.h File 685 B 0644
s5pv210.h File 5.14 KB 0644
samsung,s2mps11.h File 498 B 0644
samsung,s3c64xx-clock.h File 3.97 KB 0644
sh73a0-clock.h File 1.85 KB 0644
sifive-fu540-prci.h File 443 B 0644
sifive-fu740-prci.h File 670 B 0644
sprd,sc9860-clk.h File 10.44 KB 0644
sprd,sc9863a-clk.h File 8.19 KB 0644
ste-ab8500.h File 279 B 0644
stih407-clks.h File 2.03 KB 0644
stih410-clks.h File 568 B 0644
stih416-clks.h File 309 B 0644
stih418-clks.h File 834 B 0644
stm32fx-clock.h File 1.33 KB 0644
stm32h7-clks.h File 3.11 KB 0644
stm32mp1-clks.h File 5.2 KB 0644
stratix10-clock.h File 2.53 KB 0644
sun4i-a10-ccu.h File 5.64 KB 0644
sun4i-a10-pll2.h File 2.23 KB 0644
sun50i-a100-ccu.h File 2.69 KB 0644
sun50i-a100-r-ccu.h File 575 B 0644
sun50i-a64-ccu.h File 4.16 KB 0644
sun50i-h6-ccu.h File 2.89 KB 0644
sun50i-h6-r-ccu.h File 538 B 0644
sun50i-h616-ccu.h File 2.65 KB 0644
sun5i-ccu.h File 2.15 KB 0644
sun6i-a31-ccu.h File 5.4 KB 0644
sun6i-rtc.h File 241 B 0644
sun7i-a20-ccu.h File 2.15 KB 0644
sun8i-a23-a33-ccu.h File 3.96 KB 0644
sun8i-a83t-ccu.h File 4.08 KB 0644
sun8i-de2.h File 421 B 0644
sun8i-h3-ccu.h File 4.48 KB 0644
sun8i-r-ccu.h File 2.32 KB 0644
sun8i-r40-ccu.h File 5.43 KB 0644
sun8i-tcon-top.h File 339 B 0644
sun8i-v3s-ccu.h File 3.53 KB 0644
sun9i-a80-ccu.h File 4.65 KB 0644
sun9i-a80-de.h File 2.79 KB 0644
sun9i-a80-usb.h File 2.33 KB 0644
suniv-ccu-f1c100s.h File 1.5 KB 0644
tegra114-car.h File 7.99 KB 0644
tegra124-car-common.h File 8.44 KB 0644
tegra124-car.h File 492 B 0644
tegra186-clock.h File 39.66 KB 0644
tegra194-clock.h File 11.19 KB 0644
tegra20-car.h File 4.48 KB 0644
tegra210-car.h File 10.07 KB 0644
tegra234-clock.h File 44.33 KB 0644
tegra30-car.h File 6.9 KB 0644
ti-dra7-atl.h File 1.28 KB 0644
vf610-clock.h File 6.12 KB 0644
x1000-cgu.h File 1.5 KB 0644
x1830-cgu.h File 1.58 KB 0644
xlnx-vcu.h File 388 B 0644
xlnx-versal-clk.h File 2.84 KB 0644
xlnx-zynqmp-clk.h File 2.65 KB 0644
zx296718-clock.h File 3.75 KB 0644